VLSI, Verilog, HDL, VHDL design engineer by Executive Resource Management hiring for Reputed MNC into Semiconductor domain in Hyderabad / Secunderabad Experience: 3 to 5 yrs. | Salary: INR 3,00,000 - 8,00,000 P.A | Opening(s): 1
Job Description
JOB description :- Internal Job Information :Digital design and verification engineer for ASIC and SOC projects within the Broadband Communications Group. Duties will include VLSI design and integration of different cores within our modem, set-top and ...
Jobdhundo - 30+ days ago
- save job
-
block